The stochastic I-Pot: A circuit block for programming bias currents by Serrano-Gotarredona, Rafael et al.
760 IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS—II: EXPRESS BRIEFS, VOL. 54, NO. 9, SEPTEMBER 2007
The Stochastic I-Pot: A Circuit Block for
Programming Bias Currents
Rafael Serrano-Gotarredona, Luis Camuñas-Mesa, Teresa Serrano-Gotarredona, Juan A. Leñero-Bardallo, and
Bernabé Linares-Barranco
Abstract—In this brief, we present the “Stochastic I-Pot.” It is a
circuit element that allows for digitally programming a precise bias
current ranging over many decades, from pico-amperes up to hun-
dreds of micro-amperes. I-Pot blocks can be chained within a chip
to allow for any arbitrary number of programmable bias currents.
The approach only requires to provide the chip with three external
pins, the use of an external current measuring instrument, and a
computer. This way, once all internal I-Pots have been character-
ized, they can be programmed through a computer to provide any
desired current bias value with very low error. The circuit block
turns out to be very practical for experimenting with new circuits
(specially when a large number of biases are required), testing wide
ranges of biases, introducing means for current mismatch calibra-
tion, offsets compensations, etc. using a reduced number of chip
pins. We show experimental results of generating bias currents
with errors of 0.38% (8 bits) for currents varying from 176 A
to 19.6 pA. Temperature effects are characterized.
Index Terms—Analog circuits, current-mode circuits, current
biases, low-power circuits, mismatch, programmable current
sources, reference currents.
I. INTRODUCTION
ANALOG circuits require, in general, a set of bias currentswhich are usually provided by a current reference circuit
allocated somewhere at the periphery of the chip together
with some current scaling and distribution circuitry [1], [2].
Many times, circuit designers would like to be able to fine
tune some of the designed bias currents in order to compen-
sate for process variations and components mismatches. In
other occasions, when experimenting with new circuits, it is
desirable to have large degrees of freedom to play with all
available bias currents and test the circuits for wide ranges of
operating conditions. Under these situations, the safest solution
is to provide one external pin for each bias current, making
accessible a transistor gate. This allows to connect all available
gates to external potentiometers (or a pot-box) so that one can
experiment freely in the lab with all combinations of biases.
In practice, this approach is limited to a reduced number of
freely adjustable biases, since the number of pins of a chip
cannot grow arbitrarily. To overcome this problem, Hasler et al.
introduced the E-Pot circuit block [3], which exploited floating
gate and tunneling/injection circuit techniques to program
nonerasable analog voltages onto gates of biasing transistors.
However, floating gate and tunneling/injection techniques are
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still presently little reliable and complicated to use successfully
in standard CMOS processes.
In this brief, we introduce an alternative approach, based on
the use of what we call the “Stochastic I-Pot” concept. The “Sto-
chastic I-Pot” is a digitally programmable current source which,
from a reference current, can provide any desired current with
high precision and down to pico-amperes. Each I-Pot cell in-
cludes a digital register to select a current range, a current value
for this range, and a sign. I-Pot cells can be chained so that
any arbitrary number of current biases can be generated and
independently programmed. The number of external pins that
a chip needs for characterizing and programming the chain of
I-Pots is three, independent of the number of I-Pots assembled.
Consequently, designers can include any arbitrary number of
programmable current biases, with the only restriction of area
consumption. In our particular implementation, in a 0.35- m
CMOS process, the I-Pot cell area is m m, one third
the area of the pad it replaces.
This flexible approach allows designers to include pro-
grammable currents not only for biasing but also for indepen-
dently trimming critical mismatch sensitive components, or
to fine tune time constants. For example, it becomes possible
to trim independently the transconductance of operational
transconductance amplifier (OTA-C)-based filters [4] by pre-
cisely matching time constants of the form . For example,
Fig. 1(a) shows a simple bandpass filter of transfer function
, where ,
, and . If many of
those filters have to be built in a chip (or different chips) with
matched time constants between them, the trimming current
sources can be used to generate precise bias currents for
the transconductors, and this way fine tuning all time constants.
Offsets of differential pairs can also be trimmed by adding
programmable offset currents for each differential pair, as
shown in Fig. 1(b). And, in general, the approach allows for
great versatility in adjusting and trimming current mode based
circuits [5]. In present day industrial design, however, the
tendency is to avoid trimming, since this introduces important
delays which increases prototype costs. However, in some
high performance designs where compromises between contra-
dicting figure of merits are impossible to achieve, because of
component mismatchings, trimming can be exploited to yield
satisfactory results.
Delbruck et al. have recently presented a programmable bias
current generator [6], where from a single reference they feed a
24-bit binary splitter. This way they can generate very fine cur-
rent values for the higher range, but as one approaches the lower
end (pico-amperes) the resolution and precision degrades dras-
tically. The approach presented in this brief uses programmable
1549-7747/$25.00 © 2007 IEEE
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Fig. 1. Example illustration for (a) trimming time constants in an OTA-C filter
using programmable bias currents, and (b) of differential pair offset trimming.
Fig. 2. Schematic of a generic MOS transistor based ladder structure that pro-
vides output currents ratioed by a factor N .
current ranges so that resolution is maintained throughout all
decades, and we also include redundancy to improve precision.
In the next section we present the “Stochastic I-Pot” circuit,
how to characterize it, and how to program it. Section III shows
a particular implementation example, fabricated in the AMS
0.35- m CMOS process, including experimental measurements
that confirm a precision of 8 bits down to 19.6 pA. Section IV
shows temperature effects.
II. “Stochastic I-Pot” CIRCUIT DESCRIPTION
The “Stochastic I-Pot” circuit presented in this brief exploits
the use of current mode ladder structures applied to MOS tran-
sistors [7], [8]. A generic MOS ladder structure, configured as
current source, is shown in Fig. 2. All transistors are propor-
tional to a unit size ratio by either a factor 1, , or
. This way, branch currents have an attenuation
ratio of from each branch to the next one. In the “Stochastic
I-Pot” circuit, we use two of these ladder structures.
The first ladder structure, with attenuation ratio around
, selects an operating current range. This range ladder has
6 output branches, so that the output current can be selected
between the input reference current and around .
In our particular implementation, we set A, so
that the minimum range current is about 100 pA.
For the second ladder structure, we use an attenuation ratio of
. This allows for selecting any binary combination of cur-
rent branches, in the same way a current DAC would do. How-
ever, we do not want to have a high precision (like 8-bit) current
DAC within each I-Pot, because they would require extremely
large transistor sizes and would most probably not provide such
precision for very small currents down to pico-amperes.
In our approach we use ladder structures with attenuation
ratio , with a large number of branches, but with
small transistor sizes so that we intentionally provide large
mismatches between the current branches. By having a large
number of branches, each with large mismatch, we achieve a
good coverage of possible output current combinations. Con-
sider a ladder (see Fig. 2) with input current pA,
Fig. 3. Current mismatch standard deviation measurements, for nMOS transis-
tors in a 0.35-m CMOS process. Vertical axes represent standard deviation in
%, and horizontal axes operating current. Measurements are taken for 30 dif-
ferent transistor sizes, by sweeping width {10, 5, 2.5, 1.2, 0.6} m and length
{10, 4, 1.5, 0.7, 0.3} m.
Fig. 4. (a)–(c) Illustration of mismatch effects in a MOS ladder with ratio
N = 2. (d)–(f) Same, but for an “unlucky” ladder example. (g)–(i) Illustration
of a ladder structure with duplicated output branches. (a), (d), (g) I-Pot output
currents versus digital control wordw , (b), (e), (h) same output currents after
ordering versusw , (c), (f), (i) relative difference between consecutive values.
attenuation ratio , eight branches, and a unit transistor
of size m m . For a transistor of this size,
fabricated in the AMS 0.35- m CMOS process, and driving
a current of 700 pA, results in a current mismatch standard
deviation of around , as can be seen by interpolating
the measurements shown in Fig. 3 [8], [9]. Fig. 4(a) shows the
measured output current for such a ladder obtained as function
of the 8-bit digital word that controls the combination of
branches. As can be seen, this characteristic differs dramatically
from a conventional stair-case that a high-precision 8-bit DAC
would provide. However, suppose we introduce a look-up table
between the digital word we provide and the one physically ap-
plied to the ladder structure, so that the output currents become
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Fig. 5. Circuit schematic of ladder structure with attenuation ratioN = 2 and
duplicated output branches.
ordered. The result is shown in Fig. 4(b) for the same ladder and
bias reference current. Now we see a monotonic increasing de-
pendence between the digital control word and the output
current. It does not matter that this relationship is not perfectly
linear. Our objective is simply to provide a bias current as close
as possible to a desired value. Such objective is limited by the
intervals between consecutive current values in Fig. 4(b). To
characterize these intervals, we show in Fig. 4(c) the relative
difference between the consecutive values in Fig. 4(b)
(1)
As can be seen, we have errors below 10% for the whole range
except the first 1/20 of the range, and below 1% for last 1/4 of
the range. But this was a “lucky” particular case. It is perfectly
possible to find situations where the mismatch plays against us
and we obtain an unfortunate extremely large maximum gap.
This is, for example, the case illustrated in Fig. 4(d)–(f), for
another I-Pot, exactly equal to the one used for Fig. 4(a)–(c).
Such situations occur for example, when the maximum branch
current in Fig. 2 results much larger than the sum of all the
others. This produces an extremely large gap in the center of
the characteristic. In Fig. 4(e) the largest gap was of 92.3 pA
for a total range of 591.3 pA. Consequently, as can be seen in
Fig. 4(f), current values in the range between 250 to 350 pA
cannot be generated with a precision better than 30%.
One can think of several solutions to circumvent this problem.
After playing with a few of them and testing them with statis-
tical simulations, we found out that the most reliable solution is
to duplicate the output branches of the ladder with attenuation
ratio . This not only guarantees there will be no large
gaps between consecutive current values, but at the same time
reduces dramatically the value of the largest gap found, for the
same transistor sizes and input reference current.
Fig. 4(g)–(i) shows the same situation for the circuit in
Fig. 4(a)–(c), but where now the output branches are du-
plicated. Now there are 16 bits to select output branches
combinations but the maximum current gap in Fig. 4(h) is now
reduced to 0.20 pA, excluding the first and last 100-pA intervals
of the range. The relative error is shown in Fig. 4(i). As can be
seen it is less than 0.001 for currents between 137 and 1214 pA.
Fig. 5 shows the complete circuit schematics of a ladder with
attenuation ratio and duplicated output branches. In
Fig. 6. Circuit diagram of complete I-Pot cell.
case the lower current ranges need to operate below 10 pA or
less, special sub-pA current mode techniques [10], [11] need to
be employed for the second (stochastic) ladder structure, like
introducing level shifting between drain and gate of the input
transistor and connecting the ground voltage above substrate.
Fig. 6 shows the complete circuit diagram of a stochastic
I-Pot cell. Each stochastic I-Pot receives a copy of a
common reference current , which is the input to a pMOS
range ladder structure with 6 output branches. The
common reference current can be generated by any bandgap
type circuit [12] with temperature compensation, or provided
off-chip through an extra pin. The digital word selects
just one of the range ladder outputs (not a combination of them).
This current sets the coarse mode range of the I-Pot output
current. Current is now fed to the input of an nMOS
ladder structure with duplicated output branches. Let
us call this ladder a “stochastic ladder”, because from I-Pot to
I-Pot there will be a high degree of randomness between the lad-
ders. In our particular case we implement 16 (2 8) duplicated
branches. The particular combination of output current branches
is controlled by the digital word in register . The output of
this ladder can be optionally sign inverted by transmission
gates , controlled by the state of an extra register
, which inserts or not a pMOS current mirror in the output
current path. Finally, the signed output current is directed
to either its destination bias point, or to a chip output pin
for characterization purposes, depending on the state of register
. All registers, , , , and are shift reg-
isters, connected in series, and clocked by the same clock signal.
I-Pot cells can be chained directly in series by chaining their
shift registers sharing all the same clock signal. All I-Pot cells
share also the same gate line and test line .
The main drawback of the present I-Pot approach is that each
I-Pot of each fabricated chip needs to be characterized individ-
ually. The good news are that this is quite easy to do by using a
host computer that loads the chained shift registers, while at the
same time we require the use of just one single external current
metering instrument.
The procedure for characterizing the I-Pots of a chip is as
follows.
1) Each I-Pot has to be characterized individually. Conse-
quently, the bit of only one single I-Pot has to be set
to “active.” All others must be disabled. This way, only one
single I-Pot output is connected to external line .
2) Sweep the two signs for the active I-Pot.
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3) For the selected I-Pot and sign, sweep all current ranges
through digital word .
4) For the selected , sweep all 16 output current
branches, measure the selected branch current with the
external current meter through pin , and store it in a
file in the computer.
After completing the measurements for one I-Pot, we will
have stored in the computer a total of
current values per I-pot. Measuring one
I-pot takes about two minutes. For each sign and range, we can
now produce all possible combinations, order them, and
store the mapping table from un-ordered to ordered sequence in
a look-up table on the host computer. We will need one look-up
table per range, sign, and I-pot. Using these look-up tables and
a little program, a user can find the optimum value of and
for a desired target bias current.
III. EXPERIMENTAL RESULTS
A set of identical I-Pots was fabricated in the AMS 0.35- m
CMOS process. The stochastic ladder uses 16 duplicated output
branches, and the unit transistor of the ladder structure has a size
of m, m. This ladder was intentionally made
with a small unit transistor to increase mismatch, and there-
fore improve its stochasticity. The range ladder used 6 output
branches, and the input current to the range ladder was set to
100 A. The range ladder was designed according to Fig. 2 with
an attenuation ratio of , approximately. Transistor sizes
for the range ladder were m, m for transistors
, m, m for transistors , and m,
m for transistor . Note that, according to Fig. 2, we
did not use the exact correct sizing for transistors , which
should have been instead m, m. The con-
sequence of this is simply that the attenuation factor between
consecutive range currents will not be equal to 11, but will vary
slightly. For us, this is not of critical importance, as long as a
certain overlap between consecutive ranges is produced, as will
be explained later. The I-Pot schematic, as shown in Fig. 6, in-
cludes a 24-bit shift register (6 bits for the range ladder, 16 bits
for the stochastic ladder, one sign bit, and one test bit). It turns
out that the most area consuming part of the I-Pot are these
shift registers. Because of this we used a dynamic shift register.
After loading the complete shift register, the data is copied into
static latches. The resulting layout size of the fabricated I-Pot
is m m. When we designed this same I-Pot using
a conventional static edge-triggered master-slave shift register,
the size of its layout was m m.
After measuring one of the fabricated I-Pots we obtain the
currents shown in Fig. 7. Each of the six subgraphs corresponds
to one of the available ranges provided by the range ladder. In
each subgraph we have added the ordered version of the mea-
sured current values. This ordered version is drawn with the con-
tinuous line. The minimum and maximum current values pro-
vided by each range are as follows. First range [0.4 A, 176 A],
second range [30 nA, 12.7 A], third range [1.9 nA, 673 nA],
fourth range [126 pA, 44.0 nA], fifth range [9.9 pA, 3.28 nA],
and sixth range [1.2 pA, 331 pA]. With the ordered measured
values we can now compute the difference between them, ac-
cording to (1). Fig. 8 shows these values, expressed in bits1 as
11=2 =  , n =   log ( ) =  (ln )=(ln 2).
Fig. 7. Measured currents of one of the fabricated I-Pots for all six current
ranges. Continuos lines show the same values after ordering. Vertical axes are
measured currents, horizontal axes are index numbers for the 2 = 65536
measurements of each range.
Fig. 8. Computed relative increments between ordered consecutive values (see
eq. (1)), expressed in bits. Vertical axes are resulting bits, while horizontal axes
are absolute measured currents.
function of currents. Striation effects can be observed, specially
as current decreases, due to quantization effects in the data ac-
quisition instrument.We can see that the maximum resolution is
obtained for the central parts of the ranges, reaching values as
high as 13 bits. On the other hand, for the external parts of the
ranges the resolution decreases dramatically down to values as
low as 1 bit. This is because in the central part of the ranges there
is a higher density of redundant values than on the extremes of
the ranges. However, if the ranges overlap, we can increase the
density of redundant values and improve the resolution. The pro-
cedure is as follows. Let us take all the values of all six ranges
and order them as one unique set of current values. Each cur-
rent value is uniquely defined by its range and its 16-bit word
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Fig. 9. Computed relative increments, expressed in bits, when considering all
measured values of all six ranges as a unique set. Vertical axis represents re-
sulting bits, while horizontal axis represents absolute measured current.
Fig. 10. Effect of temperature on precision.
within that range. Let us now compute the difference of con-
secutive values, as defined by (1), and express them in bits. The
result is shown in Fig. 9. We can still see very well the regions of
the six ranges with their respective maximum resolution central
parts of up to 13 bits. However, the resolution of the extremes of
each range has improved to values of above 8 bits. Neglecting
the lower currents of the whole merged six ranges, the worst
resolution is obtained for currents around 0.7 A, yielding a
resolution of 8.05 bits. The first current value showing a resolu-
tion above 8 bits is 19.6 pA, and the largest one 176 A. Note
that in the lower range for as low as 3 pA, the precision is still
above 4 bits. Note also that what determines the worst case pre-
cision (neglecting the lower currents) is how evenly spaced are
the range selector currents, or by how much the ranges overlap.
For example, in Fig. 9, we can see that if we double the number
of ranges from 6 to 12 (by using a range ladder with ),
the worst case precision will be around 11 bits.
Settling times have been characterized by simulations, with
the I-Pot output node connected to a voltage source. One of the
two LSB branches was switched from ON to OFF. For the top
range the delay was less than 10 ns, and decreased exponentially
to 10 ms for the smallest current range.
IV. TEMPERATURE EFFECTS
Ideally speaking, since the I-Pot operation is based on current
splitting techniques, the effect of temperature should be minor
as long as the current division ratios between ladder branches re-
main unaltered. Unfortunately, this is not completely true, and
those ratios do depend slightly on temperature. We have ob-
served that those ratios can vary between 0.1% and around 1%
for temperature variations between 0 –40 C for currents above
tens of nano-amperes. For lower currents the effect of tempera-
ture is more drastic, since leakage currents increase rapidly with
temperature. Fig. 10 shows the error (expressed in bits) between
the I-Pot current expected when characterized at 20 C, and the
one obtained when doing new measurements, sweeping temper-
ature between 0 C and 40 C. Each data point is obtained by
taking the maximum error within 1/30th of the 7-decade current
range.
V. CONCLUSION
A compact, versatile, and powerful circuit for generating digi-
tally controlled precise bias currents is presented. 8-bit precision
has been verified from currents as low as 19.6 pA up to values
of 176 A (almost 7 decades). Temperature degrades precision
gracefully, and is more severe for smaller currents. This circuit
is specially handy for experimenting with current-mode circuits
operating in weak inversion, where mismatch is high and oper-
ating range extends over several decades. It is also very useful
for experimenting with new circuits, where it might be desir-
able to include a large number of (fine-)tunable current biases
for trimming gains and offsets. The only drawback is that each
I-pot needs to be characterized individually using an external
off-chip current metering instrument.
REFERENCES
[1] C. A. Laber, C. F. Rahim, S. F. Dreyer, G. T. Uehara, P. T. Kwok,
and P. R. Gray, “Design considerations for a high-performance 3-m
CMOS analog standard-cell library,” IEEE J. Solid-State Circuits, vol.
SC-22, no. 2, pp. 181–189, Apr. 1987.
[2] T. Delbrück and A. Van Shaik, “Bias current generators with wide dy-
namic range,” Int. J. Anal. Integr. Circuits Signal Process., no. 43, pp.
247–268, Jun. 2005.
[3] R. R. Harrison, J. A. Bragg, P. Hasler, B. A. Minch, and S. P. De-
Weerth, “A CMOS programmable analog memory-cell array using
floating-gate circuits,” IEEE Trans. Circuits Syst. II, Analog Digit.
Signal Process., vol. 48, no. 1, pp. 4–11, Jan. 2001.
[4] R. L. Geiger and E. Sánchez-Sinencio, “Active filter design using oper-
ational transconductance amplifiers; A tutorial,” IEEE Circuits Devices
Mag., vol. 1, pp. 20–32, Mar. 1985.
[5] V. V. Ivanov and I. M. Filanovsky, Operational Amplifier Speed and
Accuracy Improvement. Norwell, MA: Kluwer Academic, 2004.
[6] T. Delbruck and P. Lichtsteiner, “Fully programmable bias current gen-
erator with 24-bit resolution per bias,” in Proc. IEEE 2006 Int. Symp.
Circuits Syst. (ISCAS’06), May 2006, pp. 2849–2852.
[7] K. Bult and G. J. G. M. Geelen, “An inherently linear and compact
MOST-only current division technique,” IEEE J. Solid-State Circuits,
vol. 27, no. 12, pp. 1730–1735, Dec. 1992.
[8] B. Linares-Barranco, T. Serrano-Gotarredona, and R. Serrano-Go-
tarredona, “Compact low-power calibration mini-DACs for neural
massive arrays with programmable weights,” IEEE Trans. Neural
Netw., vol. 14, no. 5, pp. 1207–1216, Sep. 2003.
[9] T. Serrano-Gotarredona and B. Linares-Barranco, “CMOS mismatch
model valid from weak to strong inversion,” in Proc. 2003 Eur. Solid
State Circuits Conf. (ESSCIRC’03), Sep. 2003, pp. 627–630.
[10] B. Linares-Barranco and T. Serrano-Gotarredona, “On the design and
characterization of femtoampere current-mode circuits,” IEEE J. Solid-
State Circuits, vol. 38, no. 8, pp. 1353–1363, Aug. 2003.
[11] B. Linares-Barranco, T. Serrano-Gotarredona, R. Serrano-Go-
tarredona, and C. Serrano-Gotarredona, “Current-mode techniques for
sub-pico ampere circuit design,” Int. J. Anal. Integr. Circuits Signal
Process., vol. 38, pp. 103–119, 2004.
[12] P. R. Gray, P. J. Hurst, S. H. Lewis, and R. G. Meyer, Analysis and
Design of Analog Integrated Circuits, 4th ed. New York: Wiley, 2001.
Authorized licensed use limited to: CSIC. Downloaded on October 15, 2008 at 06:45 from IEEE Xplore.  Restrictions apply.
